

*Towards “Intelligence, Storage, Network”:  
Characterizing, Optimizing, and Outlooking*  
— A Systems Researcher’s Perspective

Rong Chen

Institute of Parallel and Distributed Systems, SJTU

Huawei STW, 2023

Joint work with Xingda, Xiating, Rongxin, Yuhan, Haibo, Binyu, and members of IPADS

# Who AM I



2

Rong Chen (陈榕) / IPADS, SJTU

[https://ipads.se.sjtu.edu.cn/rong\\_chen](https://ipads.se.sjtu.edu.cn/rong_chen)

- ▶ Research Interest: Building efficient, scalable, and reliable **distributed systems**
- ▶ Publications and awards in **systems conferences** (OSDI, SOSP, EuroSys)
- ▶ Huawei OlympusMons Pioneer Award, 2020  
“Efficient Data Processing System based on New Heterogeneous Hardware”

## Disclaimers:

I am a Systems person, not a Network/Storage/AI expert 😊


# This Talk



3

## My view:


How to (re)build high-performance system software stack by exploiting new hardware of “Intelligence, Storage, Network”



# Application Demands




4



# Application Demands




## Compute Power




# Application Demands



## Compute Power




## Storage Power



# Application Demands




7



## My view:


How to (re)build high-performance system software stack  
by exploiting **new hardware of “Intelligence, Storage, Network”**




GPU / TPU / NPU



NVM



RDMA



DPU /  
SmartNIC





SmartSSD



Nvidia  
Jetson



# Our Approach



*kernel, compiler, toolkit, framework . . .*




# Outline



Case #1: Collaborative offloading

Case #2: Cooperative offloading

Outlooking systems research for DPU




# Outline



## Case #1: Collaborative offloading

Case #2: Cooperative offloading

Outlooking systems research for DPU




# Hardware in DC



12



Datacenter  
Server




# Hardware in DC



13




Datacenter  
Server



# Common Practice: Offloading



14



# Opportunity: Collaboration




15

Different hardware devices can work together

- ▶ Case: RDMA NIC (**RNIC**) can directly access **NVM**  
→ “Remote Persistent Memory”
- ▶ Scenarios: **distributed logging** in FS, TX, ..

## Distributed Filesystems



Octopus [ATC'17]


Orion [FAST'19]

## Distributed Transactions



DrTM+R [EuroSys'16]

FaRMv2 [SIGMOD'19]




# Challenge: Compatibility




**Functional flaw:** remote write is NOT persistent

- Solution<sup>1</sup>: + **remote read** (two network roundtrips)



**Performance pitfall:** remote write is inefficient

- **< 29%** of NVM thpt limit (15M vs. 52M reqs/s)




**New hardware features are unaware of each other**

<sup>1</sup> Intel. The librpmem library. <https://pmem.io/pmdk/librpmem/>




## Collaborative offloading for the concurrent use of RDMA & NVM

- ▶ Characterizing RDMA+NVM for optimization hints
- ▶ Case studies: distributed TX (DrTM+H) and FS (Octopus)
- ▶ Suggestions to RDMA/NVM hardware designers




USENIX  
ATC'21



## Characterizing remote persistent memory w/ RDMA and NVM

- ▶ A systematic study of **the collaboration btw. RDMA and NVM**
- ▶ Tools: <https://github.com/SJTU-IPADS/librdpma>



# Example 1



19

## Optimization Hint



- ▶ Disable DDIO to skip LLC for large writes

## NVM feature

- ▶ Random I/O causes **write amplification**

## Performance pitfall

- ▶ RNIC **sequentially writes** the data to LLC
- ▶ Then, LLC **randomly evicts** the data to NVM



# Example 2

## Optimization Hint



- Use 64B granularity for small writes

## NVM feature

- Read-modify-write pattern (*PCIe partial-write*)



## Performance pitfall

- An **extra read** to NVM if write does not fit **PCIe data word granularity** (e.g., 64B)




## Characterizing remote persistent memory w/ RDMA and NVM

- ▶ A design guideline: **9 optimization hints** in 3 aspects
- ▶ Achieve **87%** of NVM thpt limit (from 15M to 45M reqs/s)



## Applying our performance hints to existing RDMA-NVM systems

- ▶ DrTM+H (distributed TX) by **1.44×/2.09×** for TPC-C/SmallBank
- ▶ Octopus (distributed FS) by **2.40×** for Data I/O



# Case Study: Distributed Transaction




23

## Applying our performance hints cumulatively on DrTM+H

Hints	Optimizations
H1	Separate memory pool from different sockets to avoid cross-socket NVM access
H3	Configure database with DDIO disabled
H4	Use ntstore to optimize the commit phase
H5	Align and pad logs/records larger than 256 B to XPLine granularity
H6+H7	Align and pad logs/records smaller than 256 B to 64 B granularity
H8	Implement a DRAM-based lock service for the validation phase
H9	Implement remote persistent log with H9 in one roundtrip

Improve perf. & enable persist



Optimization Hints

optimize




DrTM+H  
OSDI'18

## Suggestions to hardware designers

- ▶ RDMA (persistent) WRITE: avoid extra RDMA READ →
- ▶ RDMA-version nstore: avoid disabling DDIO →

...



<sup>1</sup> Our open-sourced toolkit: <https://github.com/SJTU-IPADS/librdpma>




# Outline



Case #1: Collaborative offloading

**Case #2: Cooperative offloading**

Outlooking systems research for DPU




# New Trend : Capability Integration



26

Intelligent Hardware ➡ Network + Computation  
Storage | CPU, FPGA, ASIC  
...



SmartNIC



SmartSSD



Smart + X


# New Trend : Capability Integration



27

Integrating multiple capabilities into a single device

- ▶ Typical case: **DPU/SmartNIC** (e.g., Nvidia BlueField)




# New Trend : Capability Integration


Integrating multiple capabilities into a single device

- ▶ Typical case: **DPU/SmartNIC** (e.g., Nvidia BlueField)

## Nvidia BlueField-2




- ConnectX-6 (2x 100Gbps)
- 16 GB of on-board DRAM
- ARM Cortex-A72 (8 cores)




# New Trend : Capability Integration

## Integrating multiple capabilities into a single device

- ▶ Typical case: **DPU/SmartNIC** (e.g., Nvidia BlueField)
- ▶ Good: Innately immune to **compatibility issues**
- ▶ Bad: **(much) higher cost**, compared to RNIC



		BlueField-2 <sup>1</sup>	ConnectX-6 <sup>2</sup>
Price	1.5×	\$ 3615	\$ 2,440
Space	2.0×	6.6 in. x 4.53 in.	6.6 in. x 2.71 in.
Power	3.2×	75W	23.6W



<sup>1</sup> NVIDIA MBF2H516A-EEEOT BlueField-2

<sup>2</sup> NVIDIA MCX653106A-HDAT ConnectX-6

# Challenge: Underutilization



DPU is inferior in *every* single capability

- ▶ *Wimpy cores* (e.g., 8-core ARM) and *small memory* (e.g., 16GB)
- ▶ *Net. perf. degradation* (BF-2 vs. CX-6): latency (+6~30%), thpt (-15~36%)

# Challenge: Underutilization




31

## Case study: Get (k) in distributed key/value store (KVS)

### RNIC-based KVS

2x RDMA READs (1 for index, 1 for value)




YCSB C THPT

14%

### DPU-based KVS

1x SEND/RECV, offload indexing to DPU



# Challenge: Underutilization




DPU is inferior in *every* single capability

- ▶ *Wimpy cores* (e.g., 8-core ARM) and *small memory* (e.g., 16GB)
- ▶ *Net. perf. degradation* (BF-2 vs. CX-6): latency (+6~30%), thpt (-15~36%)

Existing systems only utilize a portion of DPU device

- ▶ Only NIC-Host path, treated as RNIC
- ▶ Only computing resource (SoC), treated as accelerator




**A systematic way to fully utilize integrated capabilities**




## Cooperative offloading for fully utilizing DPU

- ▶ Characterizing: study **offloading paths**, rather than HW components
- ▶ A step-by-step optimization **guideline** for DS designer
- ▶ Case studies: **DPU-accelerated** distributed FS and KV
- ▶ Open-source toolkit: <https://github.com/smartnickit-project>



USENIX  
OSDI'23




# Characterizing



34

## Characterizing DPU (i.e., BlueField 2) in path level

- ▶ Study **offloading paths**, rather than HW components
- ▶ **Four paths**: NIC-Host (①), NIC-SoC (②), SoC-Host (③), SoC-only (④)
- ▶ Performance implications: bottlenecks, anomalies, and takeaways





# Example 1

## Findings

- ▶ NIC-Host is **slower** than RNIC
- ▶ Overhead: **PCIe latency** (300ns x4)
- ▶ Non-trivial for **small request** (1-2μs)

## Takeaway



- ▶ If only NIC-Host is used, **select RNIC** as it is faster, cheaper, and saves power



# Example 2

## Findings

- ▶ NIC-SoC is **faster** than NIC-host (no PCIe0), but still **slower** than RNIC (PCIe switch)
- ▶ SEND/RECV is **much slow** (wimpy SoC cores)



# Example 3



37

## Findings

- ▶ RDMA READ performance of NIC-SoC **collapses** w/ large request ( $\geq 9\text{MB}$ )

**Advice:** avoid large READ requests

- ▶ PCIe MTU: Host (512B) vs. SoC (128B)
- ▶ NIC-SoC READ: **4x PCIe packets** for large requests  $\rightarrow$  **HoL blocking**




# Example 4

## Characterizing concurrent paths in DPU

- ▶ DPU is always **underutilized** when only using a single path
- ▶ Study the **concurrent use** of multiple offloading paths (e.g., ①+②)

## Takeaway

- ▶ Concurrent offloading can better utilize DPU, esp. when used in **opposition directions** (R+W)
- ▶ But, carefully avoid **interference** btw. paths, e.g., NIC cores (①+②) and PCIe switch (②+③)




# Characterizing



39


## Our path-level DPU study

- ▶ A comprehensive perf. study on *offloading paths (6) × primitives (3)*
- ▶ *11 findings/advice* for either individually using a single path or concurrently using multiple paths



**Table 3:** The findings and advice from our study. Claims supported by sufficient evidence are denoted by **E**, while those supported by hypotheses are denoted by **H**.

SNIC Paths	Findings/Advice	E/H
① (§3.1)	Throughput of RDMA is lower than RNIC	H
	Latency of RDMA is higher than RNIC	E
② (§3.2)	One-sided RDMA performance is better	H
	Avoid memory accesses to close addresses	E
	Avoid large READ requests	H
③/③* (§3.3)	RDMA overuses the PCIe bandwidth	E
	Avoid large READ/WRTIE requests	H
	Enable doorbell batching carefully for RDMA	E
	Use DMA (③*) to improve PCIe utilization	E
①+② (§4.1)	Improve throughput by using paths ① and ② concurrently (esp. in opposite directions)	H
①/②+③ (§4.1)	Selectively offload traffic to ③	E



USENIX  
OSDI'23

## A step-by-step optimization guideline for system designers



1. **Devise potential alternatives** for DPU to support the given functionality, and optimize them based on our study
2. **Evaluate and rank alternatives** based on system-specific criteria
3. **Select and combine alternatives** in turn until DPU is saturated






# Case Study: Get(k) in Key/Value Store

## 1. Devise alternatives (A1-A5) and optimize them




# Case Study: Get(k) in Key/Value Store

## 2. Evaluate and rank alternatives based on high performance



Rank: A5 > A4 > A1 > A3 > A2




# Case Study: Get(k) in Key/Value Store




43


## 3. Select and combine alternatives in turn until DPU is saturated



Rank: A5 > A4 > A1 > A3 > A2




A5+A4: use A5 first until SoC is saturated, and then select A4



## Suggestions to hardware designers

- ▶ Support CXL to relieve the pressure on SoC cores
- ▶ Support ARM CCI (similar to DDIO on host CPU)
- ▶ Align PCIe MTU of SoC and Hosts CPU

...




# Outline



Case #1: Collaborative offloading

Case #2: Cooperative offloading

Outlooking systems research for DPU




# Outlooking

46

Which type of processor should be selected, SoC, FPGA, or ASIC?

- ▶ An inherent trade-off in **programmability** and **performance**









## Which domain-specific accelerators deserve to be integrated?

### The killer applications of DPUs datacenter networking, storage, security, and virtualization workloads



#### Power the Next Wave of Applications with NVIDIA BlueField-3 DPUs



- CPUs that are used for serial processing and running hyperthreaded applications.
- GPUs that excel at parallel processing and are optimized for accelerating modern workloads.
- DPUs that are ideal for infrastructure computing tasks; used to offload, accelerate, and isolate data center networking, storage, security, and manageability workloads.

HPC/AI



Cloud Computing



Storage



#### Marvell's OCTEON 10 Challenges All Comers For DPU Supremacy



- **Cloud and data center** servers to offload virtual overlay and cryptographic processing for multi-tenant VM, container, and storage services.
- **LTE and 5G vRAN** implementations when paired with Marvell's Fusion-O baseband processor providing a 5G and LTE-A PHY with the OCTEON used for CU or vRAN offload processing.
- **Enterprise router-firewall and SD-WAN** appliances using NFV service chaining to deliver L2/L3 forwarding, VPN termination, SPI, and new AI-based applications and security services.


## Which domain-specific accelerators deserve to be integrated?

- Compression, encryption, virtualization, packet processing, . . .

Acceleration	BlueField	BlueField-2	BlueField-3	IPU E2000	OCTEON 10
DMA	✓	✓	✓		✓
Compress		✓	✓*	✓	
Erasur coding			✓		
Regex		✓	✓		
Off-path encryption	✓	✓		✓	
On-path encryption	✓	✓	✓	✓	✓
Packet processing	✓	✓	✓	✓	✓
Year	2016	2020	2023	2023	2021

## Which domain-specific accelerators deserve to be integrated?

- Compression, encryption, virtualization, packet processing, . . .



Acceleration	BlueField	BlueField-2	BlueField-3	IPU E2000	OCTEON 10
DMA	✓	✓	✓	DIFF	✓
Compress		✓	✓*	✓	DIFF
Erasure coding			✓	DIFF	DIFF
Regex		✓	✓	DIFF	DIFF
Off-path encryption	✓	✓	DIFF	✓	DIFF
On-path encryption	✓	✓	✓	✓	✓
Packet processing	✓	✓	✓	✓	✓
Year	2016	2020	2023	2023	2021

## Which domain-specific accelerators deserve to be integrated?

- Compression, encryption, virtualization, packet processing, . . .

different versions


Acceleration	BlueField	BlueField-2	BlueField-3	IPU E2000	OCTEON 10
DMA	✓	✓	✓		✓
Compress	ADD	→ ✓	✓*	✓	
Erasur coding		ADD	→ ✓		
Regex	ADD	→ ✓	✓		
Off-path encryption	✓	✓ → ✗	→ DEL	✓	
On-path encryption	✓	✓	✓	✓	✓
Packet processing	✓	✓	✓	✓	✓
Year	2016	2020	2023	2023	2021

- ▶ e.g., BlueField: PCIe accelerator vs. a standalone server

# Outlooking

## How to unify system abstraction & programming interface?

- e.g., BlueField: PCIe accelerator vs. a standalone server



Hardware evolution:

*single capability breakthrough & multiple capability integration*

Our approach: characterizing, optimizing, and advising

- ▶ Collaborative offloading for multiple devices (e.g., RDMA & NVM)
- ▶ Cooperative offloading for intelligent devices (e.g., DPU)

Our outlook on systems research for DPU

See more at [https://ipads.se.sjtu.edu.cn/rong\\_chen](https://ipads.se.sjtu.edu.cn/rong_chen)

